Joshua Hollis

Researcher

Last publication 2023 Last refreshed 2026-05-02

unknown

1 h-index 4 pubs 5 cited

Biography and Research Information

OverviewAI-generated summary

Joshua Hollis's research focuses on the design and implementation of in-memory computing architectures, specifically for Field-Programmable Gate Arrays (FPGAs). His work investigates the potential of Processor-in-Memory (PIM) architectures, exploring whether they represent an "overlay" or an "overhaul" of existing computational paradigms. Hollis has published work on creating scalable computational memory fabric overlays by leveraging the Block RAMs (BRAMs) within FPGAs, enabling these memory units to perform computations directly. He has collaborated with David Andrews and Miaoqing Huang at the University of Arkansas at Fayetteville on multiple publications, as well as Ehsan Kabir. Hollis has a h-index of 1, with a total of 4 publications and 5 citations.

Metrics

  • h-index: 1
  • Publications: 4
  • Citations: 5

Selected Publications

  • FPGA Processor In Memory Architectures (PIMs): Overlay or Overhaul ? (2023)
    4 citations DOI OpenAlex
  • FPGA Processor In Memory Architectures (PIMs): Overlay or Overhaul ? (2023)
  • Making BRAMs Compute: Creating Scalable Computational Memory Fabric Overlays (2023)
    1 citation DOI OpenAlex

View all publications on OpenAlex →

Collaboration Network

7 Collaborators 3 Institutions 1 Country

Top Collaborators

View profile →
View profile →
View profile →

Similar Researchers

Based on overlapping research topics