Jia Di
Affiliation confirmed via AI analysis of OpenAlex, ORCID, and web sources.
Role not yet determined Is this you? Add your title
Also affiliated: University of Central Florida (2003–2006); Missouri University of Science and Technology (2007)
Research Areas
Biomedical Subjects
Links
Biography and Research Information
OverviewAI-generated summary
Jia Di's research focuses on the design and security of digital circuits, particularly in high-temperature environments and for applications such as battery management systems and silicon photonics. Di has received significant funding from the National Science Foundation (NSF) for two projects. One award of $2,000,000 supports the CHIPLETS360 initiative, which aims to optimize datacenters through a whole-stack approach to chiplet design, reuse, and provisioning. Another NSF grant of $399,755 funds collaborative research into deep learning and signal processing using silicon photonics and digital CMOS circuits for ultra-wideband spectrum perception.
Di's publication record includes work on reversible-logic design with online testability, asynchronous circuit design methodologies like NULL Convention Logic (NCL) and Multi-Threshold NCL for ultra-low power consumption, and designs for complex high-temperature CMOS silicon carbide digital circuits and linear voltage regulators. Other research areas include cybersecurity for battery management systems and the application of blockchain technology, as well as RFID tag fingerprinting.
With a career h-index of 22 and over 150 publications, Di has established a strong record of scholarship. Di collaborates with several faculty members at the University of Arkansas at Fayetteville, including Cole Sherrill, Chad Workman, Kenneth Mordi, and Hunter Nauman, with whom Di has co-authored multiple publications. Di maintains an active laboratory website.
Metrics
- h-index: 22
- Publications: 141
- Citations: 1,636
Selected Publications
-
A Dynamic-Style Multi-Threshold NULL Convention Logic for High-Performance Asynchronous Systems (2026)
-
Experimentation of Asynchronous Circuit Stacking for Power Management Simplification (2026)
-
Analog-Digital Approximate DFT with Spatial ∆-Σ LNA Multi-beam RF Apertures (2025)
-
Synthesis and Timing Constraints for Reliable MTNCL Asynchronous Circuits (2025)
-
Innovations in MTNCL Gate Design: An Alternative MTCMOS Power-Gating Approach (2025)
-
Hardware Trojan Detection Utilizing Graph Neural Networks and Structural Checking (2024)
-
TrustEvent: Cross-Platform IoT Trigger Event Verification Using Edge Computing (2024)
-
Multilevel Cybersecurity for Photovoltaic Systems (2024)
-
Amnesiac Memory: A Self-Destructive Polymorphic Mechanism Against Cold Boot Data Remanence Attack (2024)
-
Calibratable Polymorphic Temperature Sensor for Detecting Fault Injection and Side-Channel Attacks (2024)
-
Seeing Is Believing: Extracting Semantic Information from Video for Verifying IoT Events (2024)
-
An Internet of Things Testbed for Education and Community Research (2023)
-
Case Study for Skewing MTNCL Circuits (2023)
-
Digital Twin of an ANPC inverter with integrated Design-For-Trust (2022)
-
Use It-No Need to Shake It! (2022)
Federal Grants 2 $2,399,755 total
Collaboration Network
Top Collaborators
- Designing Asynchronous Circuits using NULL Convention Logic (NCL)
- Multi-Threshold NULL Convention Logic (MTNCL): An Ultra-Low Power Asynchronous Circuit Design Methodology
- Multi-Threshold Asynchronous Circuit Design for Ultra-Low Power
- Mitigating power- and timing-based side-channel attacks using dual-spacer dual-rail delay-insensitive asynchronous logic
- A Hardware Threat Modeling Concept for Trustable Integrated Circuits
Showing 5 of 22 shared publications
- An Overview of Cyber-Physical Security of Battery Management Systems and Adoption of Blockchain Technology
- A SiC CMOS Linear Voltage Regulator for High-Temperature Applications
- Complex High-Temperature CMOS Silicon Carbide Digital Circuit Designs
- High-Temperature SiC CMOS Comparator and op-amp for Protection Circuits in Voltage Regulators and Switch-Mode Converters
- A SiC CMOS Digitally Controlled PWM Generator for High-Temperature Applications
Showing 5 of 18 shared publications
- A SiC CMOS Linear Voltage Regulator for High-Temperature Applications
- Complex High-Temperature CMOS Silicon Carbide Digital Circuit Designs
- High-Temperature SiC CMOS Comparator and op-amp for Protection Circuits in Voltage Regulators and Switch-Mode Converters
- A SiC CMOS Digitally Controlled PWM Generator for High-Temperature Applications
- A family of CMOS analog and mixed signal circuits in SiC for high temperature electronics
Showing 5 of 7 shared publications
- Chip-level anti-reverse engineering using transformable interconnects
- Investigation of obfuscation-based anti-reverse engineering for printed circuit boards
- Obfuscation-Based Protection Framework against Printed Circuit Boards Unauthorized Operation and Reverse Engineering
- Tracking Data Flow at Gate-Level through Structural Checking
- A Weak Asynchronous RESet (ARES) PUF Using Start-up Characteristics of Null Conventional Logic Gates
Showing 5 of 7 shared publications
- Mitigating power- and timing-based side-channel attacks using dual-spacer dual-rail delay-insensitive asynchronous logic
- Teaching RFID Information Systems Security
- Using dummy data for RFID tag and reader authentication
- Identifying passive UHF RFID tags using signal features at different Tari durations
- Student Cross-Training Opportunities for Combining Food, Transportation, and Critical Infrastructure Cybersecurity Into an Academic Food Systems Education Program
Showing 5 of 7 shared publications
- The Old Frontier of Reverse Engineering: Netlist Partitioning
- Tracking Data Flow at Gate-Level through Structural Checking
- Hardware Trojan Detection and Functionality Determination for Soft IPs
- Digital Twin of an ANPC inverter with integrated Design-For-Trust
- Golden Reference Library Matching of Structural Checking for securing soft IPs
Showing 5 of 7 shared publications
- A SiC CMOS Linear Voltage Regulator for High-Temperature Applications
- Complex High-Temperature CMOS Silicon Carbide Digital Circuit Designs
- A family of CMOS analog and mixed signal circuits in SiC for high temperature electronics
- High Temperature Data Converters in Silicon Carbide CMOS
- SiGe BiCMOS comparator for extreme environment applications
Showing 5 of 6 shared publications
- Fork path
- Fork Path: Batching ORAM Requests to Remove Redundant Memory Accesses
- An efficient run-time encryption scheme for non-volatile main memory
- An efficient run-time encryption scheme for non-volatile main memory
- Reconfigurable ASIC Implementation of Asynchronous Recurrent Neural Networks
Showing 5 of 6 shared publications
- A SiC CMOS Linear Voltage Regulator for High-Temperature Applications
- High-Temperature SiC CMOS Comparator and op-amp for Protection Circuits in Voltage Regulators and Switch-Mode Converters
- A SiC CMOS Digitally Controlled PWM Generator for High-Temperature Applications
- High Temperature Data Converters in Silicon Carbide CMOS
- High Temperature Memory Design, Implementation, and Characterization in 1μm SiC CMOS Technology
Showing 5 of 6 shared publications
- A SiC CMOS Linear Voltage Regulator for High-Temperature Applications
- Complex High-Temperature CMOS Silicon Carbide Digital Circuit Designs
- A family of CMOS analog and mixed signal circuits in SiC for high temperature electronics
- SiGe BiCMOS comparator for extreme environment applications
- Implementation of a digitally controlled SiC CMOS PWM generator using a tunable current-starved delay generator for high-temperature switched-mode regulators
- Complex High-Temperature CMOS Silicon Carbide Digital Circuit Designs
- A family of CMOS analog and mixed signal circuits in SiC for high temperature electronics
- High Temperature Data Converters in Silicon Carbide CMOS
- An automated design flow framework for delay-insensitive asynchronous circuits
- A comparative analysis of 3D-IC partitioning schemes for asynchronous circuits
- A Test Bed for Detecting False Data Injection Attacks in Systems With Distributed Energy Resources
- Enhanced Uptime and Firmware Cybersecurity for Grid-Connected Power Electronics
- Securing DC and hybrid microgrids
- Digital Twin of an ANPC inverter with integrated Design-For-Trust
- Multilevel Cybersecurity for Photovoltaic Systems
- Multi-Threshold Asynchronous Circuit Design for Ultra-Low Power
- Glitch-free design for multi-threshold CMOS NCL circuits
- A pFET-access radiation-hardened SRAM for extreme environments
- A 12-bit CMOS current steering D/A converter with a fully differential voltage output
- A new topology for fully differential amplifiers that enhances their tolerance to external disturbances
- Ultra-Wide Temperature (-230°C to 130°C) DC-Motor Drive with SiGe Asynchronous Controller
- A pFET-access radiation-hardened SRAM for extreme environments
- Investigation and comparison of thermal distribution in synchronous and asynchronous 3D ICs
- An automated design flow framework for delay-insensitive asynchronous circuits
- Framework of an Adaptive Delay-Insensitive Asynchronous Platform for Energy Efficiency
- Use It-No Need to Shake It!
- Seeing Is Believing: Extracting Semantic Information from Video for Verifying IoT Events
- A Framework of an IoT Testbed
- An Internet of Things Testbed for Education and Community Research
- TrustEvent: Cross-Platform IoT Trigger Event Verification Using Edge Computing
Similar Researchers
Based on overlapping research topics